Intel® Pentium® 4 Processors 640

Home > Processor Spec Finder Home > sSpec Details

Intel® Pentium® 4 Processors 640

Processor Specifications:

sSpec Number:
CPU Speed:
PCG:
Bus Speed:
Bus/Core Ratio:
L2 Cache Size:
L2 Cache Speed:

SL8Q6
3.20 GHz
04A
800 MHz
16.0
2 MB
3.2 GHz

Package Type:
Manufacturing Technology:
Core Stepping:
CPUID String:
Thermal Design Power:
Thermal Specification:
VID Voltage Range:

LGA775
90 nm
R0
0F4ah
84W
67.7°C
1.287V-1.400V

Product Documentation:
http://developer.intel.com/design/Pentium4/documentation.htm

Product Order Codes:

Box Order Code:

BX80547PG3200F

BX80547PG3200FT

OEM Order Code:

HH80547PG0882MM

Supported Features:

Enhanced Intel Speedstep® Technology

Hyper-Threading Technology ¹

Intel® EM64T ²

Enhanced Halt State (C1E)

Execute Disable Bit ³

Notes:

These parts have multiple VIDs.

These parts support minimum bus ratio of 12:1

Legal Disclaimers:

1 Hyper-Threading Technology requires a computer system with an Intel® Pentium® 4 processor or Intel® Core™ i7 processor supporting HT Technology and a Hyper-Threading Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See http://www.intel.com/info/hyperthreading/ for more information including details on which processors support HT Technology.

2 Intel® EM64T requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel EM64T. Processor will not operate (including 32-bit operation) without an Intel EM64T-enabled BIOS. Performance will vary depending on your hardware and software configurations. See http://www.intel.com/info/em64t for more information including details on which processors support Intel® EM64T or consult with your system vendor for more information.

3 Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.